LEVIATHAN SYSTEMS

Platforms

MRDIMM: Read the Buffered Data Path and the Rate Your Server Supports

Technical contentPublished Updated

MRDIMM uses module buffering to combine transfers from ranks into a higher-rate host-memory path. Judge an offer by the supported operating rate of its exact server configuration, rather than by the module label alone. Capacity, processor-channel count and workload speed remain separate quantities.

Understand what the buffer changes

An MRDIMM offer concerns a particular host-memory architecture. Intel's support article, last reviewed February 25, 2026, describes a module buffer combining data from two ranks and enabling their simultaneous operation. Multiplexing changes how the ranks feed the host interface; it is more than an extra-high number printed on an otherwise unspecified memory line.

A rank is an organization within the memory module. It is not another processor memory channel. Two ranks participating in this buffered arrangement do not give the CPU two additional independent channels, and they do not double the capacity already stated for the complete module.

Keep the boundaries visible when comparing the offer. The module contains DRAM and buffering. The host has a memory-controller interface and a supported operating arrangement. A transfer-rate claim at one of those boundaries cannot be multiplied by the number of ranks again merely because both ranks participate.

This article addresses the module technology and its effective rate in an offered platform. The existing DDR5 population guide explains the separate channel/DIMM-count decision; the Roofline guide explains how bandwidth relates to a workload's computation.

References: [MD1]

Read the operating rate beside the module rating

Intel's same support page distinguishes up to 8800 MT/s for Xeon 6900P-series from 8000 MT/s for Xeon 6500P/6700P-series. Those are named platform-family statements, not a universal speed for every Xeon 6 configuration.

Kingston's Birch Stream page makes a buying consequence explicit: an 8800 MT/s MRDIMM operates at 8000 MT/s in its cited Granite Rapids-SP arrangement. Its footnote limits MRDIMMs there to one DIMM per channel. The page also says that supported memory types and rates vary with the server platform and processor model.

That creates two separate fields for the offer: the selected module's rating and the supported operating rate of the complete configuration. A higher module rating does not override the latter. Nor does physical DIMM-slot compatibility establish whole-system support for the module type and population.

Ask the system supplier to identify the CPU, server, exact memory modules and supported operating arrangement together. This is a purchase comparison, not an instruction to change a memory setting or populate a slot.

References: [MD1][MD2]

Read a published configuration without borrowing its result

Intel's HPC and AI presentation supplies a concrete notation example. In its configuration appendix, the 6787P Bert Large entry lists sixteen 64 GB MRDIMMs with an 8800 MT/s module description and 8000 MT/s in brackets. It identifies that test configuration as of November 2024. The historical record shows why keeping both rate fields can matter.

Use that entry only for the information it supplies. It does not establish that another current server accepts the same modules, that a different workload obtains the same result, or that a larger label describes the rate actually used. This article does not reproduce the presentation's performance comparisons.

For a current quote, require the corresponding configuration-specific distinction. An operating-rate field left blank cannot be filled by silently copying the module label. A supplied record from another platform is an example of what to ask for, not a substitute for the offered system's support basis.

References: [MD3]

MD-01: equal capacity, different host data rates

Fictional comparison MD-01 uses one host processor with eight populated memory channels and one module per channel. Stipulate that both complete alternatives are supported. Both use eight modules, each labeled 128 GB, with the same capacity convention: 8 multiplied by 128 GB gives 1024 GB installed. The example does not select real parts or prescribe a build.

Alternative R uses RDIMMs operating at 6400 MT/s. Alternative M uses MRDIMMs labeled 8800 MT/s but operating at the stipulated platform rate of 8000 MT/s. Both retain eight processor memory channels. M's two-rank mechanism is already part of its effective host-interface rate; it is not an additional multiplier to apply afterward.

For this arithmetic, stipulate 64 data bits, or 8 data bytes, transferred across the combined data interface per module transfer. Count data bytes only, excluding ECC/check information. MT/s uses a decimal million transfers per second. R's ideal interface figure is therefore 6400 million multiplied by 8 bytes: 51.2 GB/s per populated channel. Eight channels give 409.6 GB/s.

M's corresponding figures are 8000 million multiplied by 8 bytes: 64 GB/s per channel and 512 GB/s across eight channels. The ratio of these theoretical data-interface totals is 512 divided by 409.6, or 1.25. Neither capacity nor processor-channel count increased.

Using M's 8800 label instead of its operating rate would produce 563.2 GB/s across eight channels. That is 10 percent above the example's 512 GB/s figure. Multiplying again by two ranks would compound a different error: counting an architectural contribution twice. These are arithmetic ceilings under stated assumptions, not measured bandwidth or application performance.

Connect the rate to a workload consequence

Continue MD-01 with a purely illustrative sequential workflow. Stipulate that one phase transfers 512 GB of data over the host interface being counted, with the same traffic in both alternatives. This is traffic volume, not an assertion that the dataset or an allocation occupies 512 GB. Stipulate a separate, nonoverlapping phase taking 0.75 seconds that the memory-interface change does not affect.

At the ideal interface ceilings above, the transfer phase would require at least 512 divided by 409.6, or 1.25 seconds, for R and at least 512 divided by 512, or 1 second, for M. Adding the stipulated unaffected phase gives idealized lower bounds of 2 seconds and 1.75 seconds. Even in this simplified construction, a 25 percent higher bandwidth ceiling does not make the whole workflow 25 percent faster.

The total-time ratio is 2 divided by 1.75, approximately 1.143; the reduction from 2 to 1.75 seconds is 12.5 percent. These describe the constructed lower-bound calculation. They do not predict attainable throughput or elapsed time. Real workload dependencies, contention, access patterns and achievable bandwidth can change both the phase and the overall result.

This reasoning identifies the evidence the buyer needs. If host-memory traffic is not on the critical path, the larger interface figure may resolve no important application constraint. If it is, compare the actual workload on the complete supported alternatives rather than importing a multiplier from the module's name.

Compare complete offers against the intended host work

For MD-01, a useful supplier return would preserve the equal 1024 GB capacities, eight-channel populations, distinct module types and actual supported rates. That lets the buyer see which property the proposed premium changes. A description that reports only the capacities hides the intended benefit; one that reports only 8800 hides the platform limit.

Then connect the change to the actual application requirement. Request evidence retaining the workload, software, capacity, operating memory rate and relevant result for the offered alternatives. A host preprocessing phase and GPU-local computation have different memory paths. MRDIMM host memory does not enlarge the GPU's HBM or replace evidence about transfers to the GPU.

A price comparison also needs the complete offered configuration. Without actual prices, energy measurements and workload results, the interface ratio cannot establish savings or payback. If one alternative needs another CPU or server, that changes more than the DIMM line and must remain part of the comparison.

For future expansion, confirm whether the proposed capacity step remains within the platform's supported module type and population. Empty physical slots alone do not establish an MRDIMM expansion path. Kingston's cited one-DIMM-per-channel qualification is exactly the kind of condition a generic slot count omits.

References: [MD2]

Carry the selected complete system into the physical scope

Once the customer and appointed platform owner have selected the supported system, its exact configuration becomes an input to receiving and rack preparation. Preserve the server identity, supplied configuration and factory-complete state so a substitution does not silently inherit the earlier memory conclusion.

Leviathan's Rack Assembly and Preparation service is the existing route for discussing the agreed physical equipment package, receiving reconciliation, permitted remaining assembly tasks and handoff records. Use the related inquiry to describe the selected complete system, project location and desired physical scope.

Internal memory selection, compatibility qualification, configuration policy and workload-performance acceptance remain with the appointed platform specialists. The physical scope discussion records which approved equipment is supplied and what work remains; it does not promise MRDIMM engineering or a benchmark result.

Primary sources

  1. [MD1] Intel: Multiplexed Combined Rank DIMM on Intel Xeon 6 ProcessorsChecked 2026-10-20. Official support article 000098737, last reviewed February 25, 2026. Full body read. Module buffering and named 6900P 8800 versus 6500P/6700P 8000 MT/s scope only; no advertised workload speedup adopted.
  2. [MD2] Kingston: Intel Xeon6 Birch Stream platform memoryChecked 2026-10-20. Relevant platform sections and footnotes read. MRDIMM support is limited to 1DPC in this named platform guide; 8800-rated modules operate at 8000 MT/s on Granite Rapids-SP. No universal server compatibility approval.
  3. [MD3] Intel: HPC and AI with Xeon 6 Processors, configuration appendixChecked 2026-10-20. Official PDF text read. PDF page 34, the 6787P Bert Large entry, records sixteen 64 GB MRDIMMs labeled 8800 MT/s with 8000 MT/s in brackets; test as of November 2024. Historical configuration notation only; no benchmark result reused.

Discuss preparation of the selected complete system

Share the approved server configuration, supplied equipment state, location and requested physical work so the receiving and assembly package can be defined.

Discuss a ProjectEmail Project Scope